Author of the publication

Probabilistic Gradient Descent Bit-Flipping Decoders for Flash Memory Channels.

, and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reliability Enhancement for Multi-level Cell NAND Flash Memory Using Error Asymmetry., , , and . APCC, page 502-506. IEEE, (2019)Probabilistic model of AFDX frames reception for end system backlog assessment., , , , , and . SIES, page 1-6. IEEE, (2017)A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 403-416 (2019)Error rate estimation of a design implemented in an FPGA based on the operating conditions., , , and . EWDTS, page 1-7. IEEE Computer Society, (2017)Multi-Mode Low-Latency Software-Defined Error Correction for Data Centers., , , and . ICCCN, page 1-8. IEEE, (2017)Reliability assessment of backward error recovery for SRAM-based FPGAs., , , and . IDT, page 248-252. IEEE, (2014)Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures., , , and . Trans. High Perform. Embed. Archit. Compil., (2007)Noise-aided gradient descent bit-flipping decoders approaching maximum likelihood decoding., , , , , and . ISTC, page 300-304. IEEE, (2016)Influence of high-power electric motor on an FPGA used in the drive system of electric car., , , and . IECON, page 4796-4801. IEEE, (2016)Recent Advances on Stochastic and Noise Enhanced Methods in Error Correction Decoders., , , and . ISTC, page 1-5. IEEE, (2018)