Author of the publication

Enabling Internet-of-Things: Opportunities brought by emerging devices, circuits, and architectures.

, , , , and . VLSI-SoC, page 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Module-Level Configuration Methodology for Programmable Camouflaged Logic., , , , , , , , , and 3 other author(s). ACM Trans. Design Autom. Electr. Syst., 29 (2): 39:1-39:31 (March 2024)Adaptable Multi-level Voltage to Binary Converter Using Ferroelectric FETs., , , , and . ISVLSI, page 116-121. IEEE, (2022)MDACache: Caching for Multi-Dimensional-Access Memories., , , , , , and . MICRO, page 841-854. IEEE Computer Society, (2018)Harnessing ferroelectrics for non-volatile memories and logic., , , , , , and . ISQED, page 29-34. IEEE, (2017)Hardware Functional Obfuscation With Ferroelectric Active Interconnects., , , , , , , , , and 1 other author(s). CoRR, (2021)Ferroelectric FET based Context-Switching FPGA Enabling Dynamic Reconfiguration for Adaptive Deep Learning Machines., , , , , , , , , and 9 other author(s). CoRR, (2022)A Compact Ferroelectric 2T-(n+1)C Cell to Implement AND-OR Logic in Memory., , , , , , and . ISVLSI, page 1-6. IEEE, (2023)Advancing Nonvolatile Computing With Nonvolatile NCFET Latches and Flip-Flops., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (11): 2907-2919 (2017)Ternary In-Memory Computing with Cryogenic Quantum Anomalous Hall Effect Memories., , , , , and . ACM Great Lakes Symposium on VLSI, page 521-526. ACM, (2023)Design Exploration of Dynamic Multi-Level Ternary Content-Addressable Memory Using Nanoelectromechanical Relays., , , , , , and . ISVLSI, page 1-6. IEEE, (2023)