( en | de | ru )

 

Disambiguation of "Nani, Claudio"

Author of the publication

copydeleteadd this publication to your clipboard
Architectural Exploration and Design of Time-Interleaved SAR Arrays for Low-Power and High Speed A/D Converters.

, , , , and . IEICE Trans. Electron., 92-C (6): 843-851 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nani Osada

Nani Hendiarti

Riccardo Nanini

Nani Gopal Ghoshal

Claudio Meiss

 

Other publications of authors with the same name

A 0.076 mm2 12 b 26.5 mW 600 MS/s 4-Way Interleaved Subranging SAR-ΔΣ ADC With On-Chip Buffer in 28 nm CMOS., , , and . IEEE J. Solid State Circuits, 51 (12): 2951-2962 (2016)18.4 A 200GS/s 8b 20fJ/c-s Receiver with >60GHz AFE Bandwidth for 800Gb/s Optical Coherent Communications in 5nm FinFET., , , , , , , , , and 16 other author(s). ISSCC, page 344-346. IEEE, (2024)A High Linearity Driver with Embedded Interleaved Track-and-Hold Array for High-Speed ADC., , , and . ISCAS, page 1-5. IEEE, (2021)A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist., , , , and . ISSCC, page 180-182. IEEE, (2011)27.8 A 0.076mm2 12b 26.5mW 600MS/s 4×-interleaved subranging SAR-ΔΣ ADC with on-chip buffer in 28nm CMOS., , , and . ISSCC, page 470-472. IEEE, (2016)A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS., , , , and . IEEE J. Solid State Circuits, 46 (12): 2821-2833 (2011)A 0.94 V Dynamic Bias Double Tail Comparator for High-Speed Applications in 5 nm Technology., , , and . ApplePies, volume 1110 of Lecture Notes in Electrical Engineering, page 68-73. Springer, (2023)Analysis and Design of a Low Power Double Tail Comparator with Dynamic Bias in 5nm FinFET Technology., , , and . PRIME, page 29-32. IEEE, (2023)A Sub-250mW 1-to-56Gb/s Continuous-Range PAM-4 42.5dB IL ADC/DAC-Based Transceiver in 7nm FinFET., , , , , , , , , and 15 other author(s). ISSCC, page 116-118. IEEE, (2019)A 243-mW 1.25-56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 55 (1): 6-18 (2020)