( en | de | ru )

 

Disambiguation of "Doppa, Janardhan Rao"

Author of the publication

copydeleteadd this publication to your clipboard
Few-Shot Induction of Generalized Logical Concepts via Human Guidance.

, , , and . Frontiers Robotics AI, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yadlapalli Venkateswara Rao

Bharathi Vasudeva Rao

Balakrishna Rao

Sonti Venkata Suryanarayana Rao

Nidamboor Vasanth Rao

 

Other publications of authors with the same name

GLAD: GLocalized Anomaly Detection via Active Feature Space Suppression., and . CoRR, (2018)Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems., , , , , and . IEEE Trans. Computers, 68 (6): 852-866 (2019)Bayesian Optimization Meets Search Based Optimization: A Hybrid Approach for Multi-Fidelity Optimization., and . AAAI, page 8085-8086. AAAI Press, (2018)Preference-Aware Constrained Multi-Objective Bayesian Optimization (Student Abstract)., , and . AAAI, page 23436-23438. AAAI Press, (2024)Planning with actively eliciting preferences., , , , , and . Knowl. Based Syst., (2019)MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems., , , , and . ACM Trans. Embed. Comput. Syst., 18 (5s): 77:1-77:23 (2019)Active Anomaly Detection via Ensembles., , , and . CoRR, (2018)Max-value Entropy Search for Multi-Objective Bayesian Optimization with Constraints., , and . CoRR, (2020)Accelerating Graph Neural Network Training on ReRAM-Based PIM Architectures via Graph and Model Pruning., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (8): 2703-2716 (2023)Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (5): 719-732 (2017)