Author of the publication

0.5 V Start-Up 87% Efficiency 0.75 mm2 On-Chip Feed-Forward Single-Inductor Dual-Output (SIDO) Boost DC-DC Converter for Battery and Solar Cell Operation Sensor Network Micro-Computer Integration.

, , , , , , , and . IEEE J. Solid State Circuits, 48 (8): 1933-1942 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.5V start-up 87% efficiency 0.75mm2 on-chip feed-forward single-inductor dual-output (SIDO) boost DC-DC converter for battery and solar cell operation sensor network micro-computer integration., , , , , , , and . CICC, page 1-4. IEEE, (2012)Impact of subthreshold hump on bulk-bias dependence of offset voltage variability in weak and moderate inversion regions., , and . CICC, page 1-4. IEEE, (2012)14-bit 2.2-MS/s sigma-delta ADC's., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 35 (7): 968-976 (2000)Analysis of deviation from Pelgrom scaling law in Vth variability of pocket-implanted MOSFET., , , and . CICC, page 1-4. IEEE, (2013)An 11-bit 160-MS/s 1.35-V 10-mW D/A converter using automated device sizing system., , , , , and . ASP-DAC, page 809-814. ACM Press, (2005)A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS., , , , and . IEEE J. Solid State Circuits, 43 (10): 2303-2310 (2008)A 10 bit 20 MS/s 3 V supply CMOS A/D converter., , , , , , , and . IEEE J. Solid State Circuits, 29 (12): 1531-1536 (December 1994)0.5 V Start-Up 87% Efficiency 0.75 mm2 On-Chip Feed-Forward Single-Inductor Dual-Output (SIDO) Boost DC-DC Converter for Battery and Solar Cell Operation Sensor Network Micro-Computer Integration., , , , , , , and . IEEE J. Solid State Circuits, 48 (8): 1933-1942 (2013)A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter., , , , , and . IEEE J. Solid State Circuits, 29 (4): 516-522 (April 1994)SNDR sensitivity analysis for cascaded ΣΔ modulators., , , , , , , , , and 7 other author(s). ISCAS, IEEE, (2000)