( en | de | ru )

 

Disambiguation of "Huang, Hong-Yi"

Author of the publication

copydeleteadd this publication to your clipboard
Interconnect accelerating techniques for sub-100-nm gigascale systems.

, and . IEEE Trans. Very Large Scale Integr. Syst., 12 (11): 1192-1200 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi Huang

Yi Huang

Yi Huang

Yi Huang

Yi Hong

 

Other publications of authors with the same name

An Asynchronous Multi-Sensor Micro Control Unit for Wireless Body Sensor Networks (WBSNs)., , , and . Sensors, 11 (7): 7022-7036 (2011)An Efficient Micro Control Unit with a Reconfigurable Filter Design for Wireless Body Sensor Networks (WBSNs)., , , and . Sensors, 12 (12): 16211-16227 (2012)An MICS band frequency synthesizer using active inductor and auto-calibration scheme., , and . Microelectron. J., 43 (8): 592-599 (2012)Wireless Body Sensor Network With Adaptive Low-Power Design for Biometrics and Healthcare Applications., , , , and . IEEE Syst. J., 3 (4): 398-409 (2009)A 2.5 mW/ch, 50 Mcps, 10-Analog Channel, Adaptively Biased Read-Out Front-End IC With Low Intrinsic Timing Resolution for Single-Photon Time-of-Flight PET Applications With Time-Dependent Noise Analysis in 90 nm CMOS., , , and . IEEE Trans. Biomed. Circuits Syst., 11 (2): 287-299 (2017)Design and application of CMOS bulk input scheme., and . IEEE J. Solid State Circuits, 39 (8): 1305-1312 (2004)Threshold triggers and accelerator for deep submicron interconnection., and . APCCAS (2), page 143-146. IEEE, (2002)A 12-Phase and 5-GHz PLL with a Subfeedback Loop Technique., , , , and . Circuits Syst. Signal Process., 42 (4): 1873-1892 (April 2023)Dual band LNA/mixer using conjugate matching for implantable biotelemetry., , , , and . ISCAS, page 1764-1767. IEEE, (2008)A New Cycle-Time-to-Digital Converter With Two Level Conversion Scheme., , and . ISCAS, page 2160-2163. IEEE, (2007)