Author of the publication

Digital Compensation for Timing Mismatches in Interleaved ADCs.

, , , , , , , and . Asian Test Symposium, page 134-139. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design methodology for determining the number of stages in a cascaded time amplifier to minimize area consumption., , and . IEICE Electron. Express, 10 (11): 20130289 (2013)Low-Distortion One-Tone and Two-Tone Signal Generation Using AWG Over Full Nyquist Region., , , , and . ITC-Asia, page 91-96. IEEE, (2018)Innovative Practices Track: Innovative Analog Circuit Testing Technologies., , , , , , , , , and 8 other author(s). VTS, page 1. IEEE, (2022)Summing Node and False Summing Node Methods: Accurate Operational Amplifier AC Characteristics Testing without Audio Analyzer., , , , , , , , , and 5 other author(s). ITC, page 364-373. IEEE, (2021)Analysis of Switching Characteristics of Wide SOA and High Reliability 100 V N-LDMOS Transistor with Dual RESURF and Grounded Field Plate Structure., , and . ASICON, page 1-4. IEEE, (2021)Multi-Output SEIPC Multiplied Boost Converter with Exclusive Control., , , , and . ASICON, page 1-4. IEEE, (2021)Simple Reference Voltage Generation Circuit Insensitive to Temperature., , , and . ISOCC, page 242-243. IEEE, (2020)SAR ADC algorithm with redundancy., , , , , and . APCCAS, page 268-271. IEEE, (2008)High-resolution DPWM generator for digitally controlled DC-DC converters., , , , , , , , and . APCCAS, page 914-917. IEEE, (2008)Multi-bit sigma-delta TDC architecture with self-calibration., , , , , , , , , and 3 other author(s). APCCAS, page 671-674. IEEE, (2012)