( en | de | ru )

 

Disambiguation of "Toi, Takashi"

Author of the publication

copydeleteadd this publication to your clipboard
A 12.8-Gb/s Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth, Large-Capacity Storage Systems.

, , , , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1086-1095 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takashi Seki

Takashi Iwata

Takashi Numaguchi

Takashi Tsuno

Takashi Ohtsuki

 

Other publications of authors with the same name

A 12.8 GB/S Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , and . VLSI Circuits, page 149-150. IEEE, (2018)A 12.8-Gb/s Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth, Large-Capacity Storage Systems., , , , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1086-1095 (2019)A 25.6Gb/s Uplink-Downlink Interface Employing PAM-4-Based 4-Channel Multiplexing and Cascaded CDR Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , , , and 2 other author(s). ISSCC, page 478-480. IEEE, (2019)A 25.6-Gb/s Interface Employing PAM-4-Based Four-Channel Multiplexing and Cascaded Clock and Data Recovery Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 57 (5): 1517-1526 (2022)A 56-Gb/s PAM4 Transceiver with False-Lock-Aware Locking Scheme for Mueller-Müller CDR., , , , , , , , , and . ESSCIRC, page 505-508. IEEE, (2022)Tracking PVT variations of Pulse Width Controlled PLL using variable-length ring oscillator., , , and . NORCAS, page 1-4. IEEE, (2015)