Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Incremental Sturdy-MASH Sigma-Delta Modulator with Reduced Sensitivity to DAC Mismatch., , , and . ISCAS, page 1-5. IEEE, (2019)A 40 kS/sCalibration-Free Incremental △Σ ADC Achieving 104 dB DR and 105.7 dB SFDR., , , , and . ESSCIRC, page 401-404. IEEE, (2023)A 14b, Twofold Time-Interleaved Incremental ΔΣ ADC Using Hardware Sharing., , and . IEEE Trans. Circuits Syst., 67-I (11): 3681-3692 (2020)Improved SQNR and MSA in Incremental ΔΣ Modulators by Using a Recuperation Phase., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (5): 557-561 (2018)On the Optimization of DT Incremental Sigma-Delta Modulators in Combination with CoI Reconstruction Filters., , and . NGCAS, page 82-85. IEEE, (2018)An Automated Design Environment for CT Incremental Sigma-Delta ADCs., , and . ICECS, page 1-4. IEEE, (2020)A 1.1mW 200kS/s incremental ΔΣ ADC with a DR of 91.5dB using integrator slicing for dynamic power reduction., , and . ISSCC, page 236-238. IEEE, (2018)A 94.3-dB SFDR, 91.5-dB DR, and 200-kS/s CT Incremental Delta-Sigma Modulator With Differentially Reset FIR Feedback., , , and . ESSCIRC, page 87-90. IEEE, (2019)Performance Evaluation of Incremental Sigma-Delta ADCs Based on their NTF., , and . IEEE Trans. Circuits Syst., 67-II (12): 2813-2817 (2020)A Dynamic Power Reduction Technique for Incremental $\Delta\Sigma$ Modulators., , , and . IEEE J. Solid State Circuits, 54 (5): 1455-1467 (2019)