Author of the publication

A reconfigurable baseband processor for wireless OFDM synchronization sub-system.

, , and . ISCAS, page 2385-2388. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Throughput maximizing FIR filterbank for MIMO LTI wireline channels., and . ICC, page 16-20. IEEE, (2004)Memory conflict analysis for a multi-standard, reconfigurable turbo decoder., , , and . ISCAS, page 2701-2704. IEEE, (2011)A reconfigurable baseband processor for wireless OFDM synchronization sub-system., , and . ISCAS, page 2385-2388. IEEE, (2011)All digital time tracking loop for DVB-H and DVB-T., and . ISCAS, page 458-461. IEEE, (2011)Theoretical and practical limits of next-generation high-speed digital subscriber loops., and . IEEE Trans. Commun., 48 (9): 1447-1450 (2000)FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine., , and . ISCAS, page 1255-1258. IEEE, (2011)Low complexity maximum likelihood estimation of time and frequency offset for DVB-T2., , and . NEWCAS, page 1-4. IEEE, (2013)Design architecture of generic DFT/DCT 1D and 2D engine controlled by SW instructions., , and . APCCAS, page 84-87. IEEE, (2010)Adaptive Closed Loop OFDM-Based Resource Allocation Method using Machine Learning and Genetic Algorithm., , and . CoRR, (2016)Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor., , , , , and . IET Circuits Devices Syst., 9 (3): 191-203 (2015)