( en | de | ru )

 

Disambiguation of "Murali, Srinivasan"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of Error Recovery Schemes for Networks on Chips.

, , , , , and . IEEE Des. Test Comput., 22 (5): 434-442 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aarthi Murali

Murali Sukumaran

Kota Murali

R Srinivasan

Sadagopan Srinivasan

 

Other publications of authors with the same name

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips., , , , , , , and . VLSI-SoC, page 158-163. IEEE, (2006)Temperature-aware processor frequency assignment for MPSoCs using convex optimization., , , , , and . CODES+ISSS, page 111-116. ACM, (2007)Timing-Error-Tolerant Network-on-Chip Design Methodology., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (7): 1297-1310 (2007)An Application-Specific Design Methodology for On-Chip Crossbar Generation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (7): 1283-1296 (2007)SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 1987-2000 (2010)3D Network on Chip Topology Synthesis: Designing Custom Topologies for Chip Stacks., , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)Computing Accurate Performance Bounds for Best Effort Networks-on-Chip., , , , , and . IEEE Trans. Computers, 62 (3): 452-467 (2013)Periscope: A Keystroke Inference Attack Using Human Coupled Electromagnetic Emanations., , , and . CCS, page 700-714. ACM, (2021)Harnessing the Ambient Radio Frequency Noise for Wearable Device Pairing., , , and . CCS, page 1135-1148. ACM, (2020)×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip., , , and . DATE, page 884-889. IEEE Computer Society, (2004)