( en | de | ru )

 

Disambiguation of "Plata, Oscar G."

Author of the publication

copydeleteadd this publication to your clipboard
Enhancing scalability in best-effort hardware transactional memory systems.

, , , and . J. Parallel Distributed Comput., (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christopher Plata

Günter Plata

Oscar Platas Barradas

Adam Plata

Kathrin Plata

 

Other publications of authors with the same name

Using Padding to Optimize Locality in Scientific Applications., , and . ICCS (1), volume 5101 of Lecture Notes in Computer Science, page 863-872. Springer, (2008)Combining static and dynamic scheduling on distributed-memory multiprocessors., and . International Conference on Supercomputing, page 186-195. ACM, (1994)Balanced, Locality-Based Parallel Irregular Reductions., , and . LCPC, volume 2624 of Lecture Notes in Computer Science, page 162-176. Springer, (2001)Interval Filter: A Locality-Aware Alternative to Bloom Filters for Hardware Membership Queries by Interval Classification., , , and . IDEAL, volume 6283 of Lecture Notes in Computer Science, page 162-169. Springer, (2010)Exploring Irregular Reduction Support in Transactional Memory., , , and . ICA3PP (1), volume 8285 of Lecture Notes in Computer Science, page 257-266. Springer, (2013)Parallelization issues of a code for physically-based simulation of fabrics., , , , and . Comput. Phys. Commun., 162 (3): 188-202 (2004)Optimization techniques for parallel irregular reductions., , and . J. Syst. Archit., 49 (3): 63-74 (2003)Multicore cache hierarchies: design and programmability issues., and . Concurr. Comput. Pract. Exp., 26 (6): 1326-1327 (2014)An Efficient Architecture for the In-Place Fast Cosine Transform., , , , and . VLSI Signal Processing, 21 (2): 91-102 (1999)Improving Signature Behavior by Irrevocability in Transactional Memory Systems., , , and . SBAC-PAD, page 120-127. IEEE Computer Society, (2014)