( en | de | ru )

 

Disambiguation of "Welz, Jared"

Author of the publication

copydeleteadd this publication to your clipboard
Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta-Sigma Modulators.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (3): 492-503 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jared Sonnicksen

Jared Wicks

Jared Miller

Jared Dulmage

Jared Leo

 

Other publications of authors with the same name

An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC., , and . CICC, page 17-20. IEEE, (2000)Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta-Sigma Modulators., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (3): 492-503 (2007)An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC., , and . IEEE J. Solid State Circuits, 36 (3): 339-348 (2001)Transmitter development for cellular integrated circuits., , , , , , , , , and 19 other author(s). IEEE Commun. Mag., 46 (9): 146-152 (2008)A tight signal-band power bound on mismatch noise in a mismatch-shaping digital-to-analog converter., and . IEEE Trans. Inf. Theory, 50 (4): 593-607 (2004)Segmented mismatch-shaping D/A conversion., , , , and . ISCAS (4), page 679-682. IEEE, (2002)A 32-channel front-end for wireless HID using inverse-STF pre-filtering technique., , , , , , , , and . CICC, page 1-4. IEEE, (2010)A necessary and sufficient condition for mismatch shaping in multi-bit DACs., and . ISCAS (1), page 105-108. IEEE, (2002)A Fully Integrated Quad-Band GPRS/EDGE Radio in 0.13μm CMOS., , , , , , , , , and 19 other author(s). ISSCC, page 206-207. IEEE, (2008)The mismatch-noise PSD from a tree-structured DAC in a second-order ΔΣ modulator with a midscale input., and . ICASSP, page 2625-2628. IEEE, (2001)