Author of the publication

A cost-effective design for testability: clock line control and test generation using selective clocking.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (6): 850-861 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A cost-effective design for testability: clock line control and test generation using selective clocking., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (6): 850-861 (1999)Hierarchical test pattern generation: a cost model and implementation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (7): 1029-1039 (1993)Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 848-862 (1987)High level hierarchical fault simulation techniques., and . ACM Conference on Computer Science, page 89-97. ACM, (1985)Search Strategy Switching: An Alternative to Increased Backtracking., and . ITC, page 803-811. IEEE Computer Society, (1989)Fault Simulation in a Distributed Environment., , , and . DAC, page 686-691. ACM, (1988)The Impedance Fault Model and Design for Robust Impedance Fault Testability., , and . ICCAD, page 504-507. IEEE Computer Society, (1991)A Synthesis Algorithm for Two-Level XOR Based Circuits., , and . ICCD, page 459-463. IEEE Computer Society, (1992)A test methodology for finite state machines using partial scan design., and . J. Electron. Test., 3 (2): 127-137 (1992)Generating Single-Stuck-Fault Coverage from a Collapsed-Fault Set., and . Computer, 22 (4): 51-57 (1989)