( en | de | ru )

 

Disambiguation of "Perkowski, Marek A."

Author of the publication

copydeleteadd this publication to your clipboard
Bi-Decompositions of Multi-Valued Functions for Circuit Design and Data Mining Applications.

, , and . ISMVL, page 50-58. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dawid Perkowski

Sybille Perkowski

Nicolas Perkowski

Katja Marek

Rekonstruktion und Kulturgesellschaft. Uni Kassel, (2009)

Andrea Marek

 

Other publications of authors with the same name

Inverse problems, constraint satisfaction, reversible logic, invertible logic and Grover quantum oracles for practical problems.. Sci. Comput. Program., (2022)Memristor based 8-bit iterative full adder with space-time notation and sneak-path protection., , and . MWSCAS, page 695-698. IEEE, (2017)Fast Synthesis for Ternary Reed-Muller Expansion., , , , and . ISMVL, page 14-16. IEEE Computer Society, (1993)The Generalized Orthonormal Expansion of Functions with Multiple-Valued Inputs and Some of Its Applications.. ISMVL, page 442-450. IEEE Computer Society, (1992)Decomposition of Multiple-Valued Relations ., , , , , , , , and . ISMVL, page 13-18. IEEE Computer Society, (1997)Multiple-Valued-Input TANT Networks., and . ISMVL, page 334-341. IEEE Computer Society, (1994)Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints., , and . Evolvable Hardware, page 129-138. IEEE Computer Society, (1999)Multiple-Valued Galois Field S/D Trees for GFSOP Minimization and Their Complexity., and . ISMVL, page 159-166. IEEE Computer Society, (2001)A Quantum CAD Accelerator Based on Grover's Algorithm for Finding the Minimum Fixed Polarity Reed-Muller Form., , and . ISMVL, page 33. IEEE Computer Society, (2006)GF(4) Based Synthesis of Quaternary Reversible/Quantum Logic Circuits., and . ISMVL, page 11. IEEE Computer Society, (2007)