Author of the publication

A two-stage heuristic for disassembly scheduling with assembly product structure.

, and . JORS, 55 (3): 287-297 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scheduling algorithms for multi-stage flow shops with reworks under overlapped queue time limits., and . Int. J. Prod. Res., 61 (20): 6908-6922 (October 2023)Real-time scheduling for reentrant hybrid flow shops: A decision tree based mechanism and its application to a TFT-LCD line., , and . Expert Syst. Appl., 38 (4): 3514-3521 (2011)LSF: a new buffer replacement scheme for flash memory-based portable media players., and . IEEE Trans. Consumer Electronics, 59 (1): 130-135 (2013)Modeling and analysis for optimal PVR implementation., and . IEEE Trans. Consumer Electronics, 52 (3): 864-869 (2006)An integrated approach for collection network design, capacity planning and vehicle routing in reverse logistics., and . JORS, 66 (1): 76-85 (2015)A new approach of a limiting process for multi-dimensional flows., , and . J. Comput. Phys., 229 (19): 7102-7128 (2010)New Cost-Effective Driving Circuit for Plasma-TV., , , , and . IEICE Trans. Electron., 93-C (2): 200-204 (2010)Power-Combining Transformer Techniques for Fully-Integrated CMOS Power Amplifiers., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 43 (5): 1064-1075 (2008)A Charging Acceleration Technique for Highly Efficient Cascode Class-E CMOS Power Amplifiers., , , , , , and . IEEE J. Solid State Circuits, 45 (10): 2184-2197 (2010)A simple, high performance edge-adaptive deinterlacing algorithm with very low complexity.. ICCE, page 636-637. IEEE, (2012)