( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Transforming an Ada Program Unit to Silicon and Testing It in an Ada Environment.

, , , , , , , , и . COMPCON, стр. 448-455. IEEE Computer Society, (1984)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nicole E Nelson

Brent Huisman

Brent Dingle

Brent Sörensen

Brent Longstaff

 

Другие публикации лиц с тем же именем

FPGA Design Productivity - A Discussion of the State of the Art and a Research Agenda.. ARC, том 5453 из Lecture Notes in Computer Science, стр. 1. Springer, (2009)JHDLBits: The Merging of Two Worlds., , , , , и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 414-423. Springer, (2004)A Parallel FFT Architecture for FPGAs., и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 948-953. Springer, (2004)Tincr - A custom CAD tool framework for Vivado., и . ReConFig, стр. 1-6. IEEE, (2014)Vivado design interface: An export/import capability for Vivado FPGA designs., и . FPL, стр. 1-7. IEEE, (2017)A Hardware-Friendly Adaptive Tensor Based Optical Flow Algorithm., , и . ISVC (2), том 4842 из Lecture Notes in Computer Science, стр. 43-51. Springer, (2007)Maverick: A Stand-alone CAD Flow for Xilinx 7-Series FPGAs., , , и . FPGA, стр. 306-307. ACM, (2019)Evaluating Performance of Prefetching Second Level Caches., , и . SIGMETRICS Perform. Evaluation Rev., 20 (4): 31-42 (1993)Design, Debug, Deploy: The Creation of Configurable Computing Applications., , и . J. Signal Process. Syst., 53 (1-2): 187-196 (2008)Improving the FPGA Design Process through Determining and Applying Logical-to-Physical Design Mappings., , и . FCCM, стр. 305-306. IEEE Computer Society, (2000)