( en | de | ru )

 

Disambiguation of "Lee, Chen-Yi"

Author of the publication

copydeleteadd this publication to your clipboard
High-level synthesis for micro-electrode-dot-array digital microfluidic biochips.

, , , , , and . DAC, page 146:1-146:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi-Chen Chen

Yi Chen

Yi Chen

Yi-chun Chen

Jia-yi Chen

 

Other publications of authors with the same name

An all-digital phase-frequency tunable clock generator for wireless OFDM communications systems., , , , and . SoCC, page 305-308. IEEE, (2007)Finite state vector quantization with multipath tree search strategy for image/video coding., , and . IEEE Trans. Circuits Syst. Video Techn., 6 (3): 287-294 (1996)Error-resilient image coding (ERIC) with smart-IDCT error concealment technique for wireless multimedia transmission., , and . IEEE Trans. Circuits Syst. Video Techn., 13 (2): 176-181 (2003)A new approach of group-based VLC codec system with full table programmability., , and . IEEE Trans. Circuits Syst. Video Techn., 11 (2): 210-221 (2001)An all digital spread spectrum clock generator with programmable spread ratio for SoC applications., , and . APCCAS, page 850-853. IEEE, (2008)A 3.46 Gb/s (9141, 8224) LDPC-based ECC scheme and on-line channel estimation for solid-state drive applications., , , , and . ISCAS, page 1450-1453. IEEE, (2015)Combining adaptive smoothing and decision-directed channel estimation schemes for OFDM WLAN systems., , , , and . ISCAS (2), page 149-152. IEEE, (2003)An area-efficient high-accuracy prediction-based CABAC decoder architecture for H.264/AVC., , and . ISCAS, page 1960-1963. IEEE, (2011)Area-efficient TFM-based stochastic decoder design for non-binary LDPC codes., , , , and . ISCAS, page 409-412. IEEE, (2014)An improved soft BCH decoder with one extra error compensation., , and . ISCAS, page 3941-3944. IEEE, (2010)