Author of the publication

Design of High-Speed Register Files Using SiGe HBT BiCMOS Technology.

, , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (3): 178-182 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ETRA: Efficient Three-Stage Resource Allocation Auction for Mobile Blockchain in Edge Computing., , , , and . ICPADS, page 701-705. IEEE, (2018)3D Lidar Target Detection Method at the Edge for the Cloud Continuum., , , and . J. Grid Comput., 22 (1): 14 (March 2024)A three-dimensional DRAM using floating body cell in FDSOI devices., , , , , , and . DDECS, page 159-162. IEEE, (2012)A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology., and . ISVLSI, page 131-134. IEEE Computer Society, (2012)Design of High-Speed Register Files Using SiGe HBT BiCMOS Technology., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (3): 178-182 (2014)Traffic wave model based on vehicle-infrastructure cooperative and vehicle communication data., , , and . Comput. Intell., 36 (4): 1755-1772 (2020)Spatio-Temporal Bi-directional Cross-frame Memory for Distractor Filtering Point Cloud Single Object Tracking., , , , , and . CoRR, (2024)A novel parameter estimation of chirp signal in α-stable noise., and . IEICE Electron. Express, 14 (8): 20161053 (2017)Design of BiCMOS SRAMs for high-speed SiGe applications., , , , , , , , and . IET Circuits Devices Syst., 8 (6): 487-498 (2014)Short Term Load Forecasting by Using Neural Networks with Variable Activation Functions and Embedded Chaos Algorithm., and . ISNN (2), volume 3972 of Lecture Notes in Computer Science, page 1252-1258. Springer, (2006)