( en | de | ru )

 

Disambiguation of "Geiger, Randall L."

Author of the publication

copydeleteadd this publication to your clipboard
An Ultrafast Multibit/Stage Pipelined ADC Testing and Calibration Method.

, , , , , and . IEEE Trans. Instrum. Meas., 69 (3): 729-738 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Randall Hepburn

Franz-Josef L Geiger

Randall Thomas

Randall Herz

John Randall Sachs

 

Other publications of authors with the same name

Fast-switching adaptive bandwidth frequency synthesizer using a loop filter with switched zero-resistor array., and . ISCAS (6), page 5373-5376. IEEE, (2005)Inflection point correction for voltage references., , and . ISCAS (1), page 649-652. IEEE, (2003)A 2.5 Gbit/s CMOS PLL for data/clock recovery without frequency divider., and . ISCAS (1), page 256-259. IEEE, (2001)High-performance ADC linearity test using low-precision signals in non-stationary environments., , , , and . ITC, page 10. IEEE Computer Society, (2005)Welcome to MWSCAS 2014., , , and . MWSCAS, page 1-2. IEEE, (2014)Testing of Precision DACs Using Low-Resolution ADCs with Dithering., , , and . ITC, page 1-10. IEEE Computer Society, (2006)Current mirror circuit with accurate mirror gain for low beta transistors., , and . ISCAS (1), page 536-539. IEEE, (2001)Optimal Area and Impedance Allocation for Dual-string DACs., , and . ISCAS, page 2741-2744. IEEE, (2009)A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs., , and . ISCAS (5), page 4831-4834. IEEE, (2005)An SoC compatible linearity test approach for precision ADCs using easy-to-generate sinusoidal stimuli., , , and . ISCAS (1), page 928-931. IEEE, (2004)