Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scaling to the End of Silicon with EDGE Architectures., , , , , , , , , and . Computer, 37 (7): 44-55 (2004)Organization and implementation of the register-renaming mapper for out-of-order IBM POWER4 processors., , , , , , and . IBM J. Res. Dev., 49 (1): 167-188 (2005)Design and Implementation of the TRIPS Primary Memory System., , , , and . ICCD, page 470-476. IEEE, (2006)TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP., , , , , , , , , and . ACM Trans. Archit. Code Optim., 1 (1): 62-93 (2004)Implementation and Evaluation of On-Chip Network Architectures., , , , and . ICCD, page 477-484. IEEE, (2006)Implementation and Evaluation of a Dynamically Routed Processor Operand Network., , , , , , and . NOCS, page 7-17. IEEE Computer Society, (2007)Dataflow Predication., , , , , , and . MICRO, page 89-102. IEEE Computer Society, (2006)Distributed Microarchitectural Protocols in the TRIPS Prototype Processor., , , , , , , , , and 7 other author(s). MICRO, page 480-491. IEEE Computer Society, (2006)Critical path analysis of the TRIPS architecture., , , , and . ISPASS, page 37-47. IEEE Computer Society, (2006)