Author of the publication

Test Generation for Stuck-at and Gate-Delay Faults in Sequential Circuits: A Mixed Functional/Structural Method.

, , and . DFT, page 254-262. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis for Testability of Highly Complex Controllers by Functional Redundancy Removal., , and . IEEE Trans. Computers, 48 (12): 1305-1323 (1999)Fast Algorithms to Generate Necklaces, Unlabeled Necklaces, and Irreducible Polynomials over GF(2)., , , , and . J. Algorithms, 37 (2): 267-282 (2000)Hardware Architecture for Java in a Hardware/Software Co-Design of the Virtual Machine., and . DSD, page 20-27. IEEE Computer Society, (2002)Using FPGAs to solve the Hamiltonian cycle problem., and . ISCAS (3), page 228-231. IEEE, (2003)A new DFT methodology for sequential circuits., , and . J. Electron. Test., 7 (3): 223-240 (1995)An Object-Oriented Layered Approach to Interfaces for Hardware/Software Codesign of Embedded Systems., and . HICSS (7), page 197-206. IEEE Computer Society, (1998)A Multimedia Virtual Lab for Digital Logic Design., , and . MSE, page 39-40. IEEE Computer Society, (1999)Codesign of a Computationally Intensive Problem in GF(3)., , and . IEEE International Workshop on Rapid System Prototyping, page 10-16. IEEE Computer Society, (2007)Hardware/Software Co-Design of a Java Virtual Machine., and . IEEE International Workshop on Rapid System Prototyping, page 66-71. IEEE Computer Society, (2000)Rapid Prototyping of a Co-Designed Java Virtual Machine., , and . IEEE International Workshop on Rapid System Prototyping, page 164-171. IEEE Computer Society, (2004)