( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Layout-dependent aging mitigation for critical path timing.

, , , , , , , и . ASP-DAC, стр. 153-158. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Pan Li

 

Другие публикации лиц с тем же именем

Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 87-90. ACM, (2015)A high-performance triple patterning layout decomposer with balanced density., , , , , и . ICCAD, стр. 163-169. IEEE, (2013)Global Routing., и . Encyclopedia of Algorithms, (2016)Machine learning for IC design and technology co-optimization in extreme scaling.. VLSI-DAT, стр. 1. IEEE, (2018)A High-Performance Triple Patterning Layout Decomposer with Balanced Density., , , , , и . CoRR, (2014)Editorial: ACM Transactions on Design Automation of Electronics Systems and Beyond., , и . ACM Trans. Design Autom. Electr. Syst., 20 (1): 1:1-1:2 (2014)BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability., , , и . ACM Trans. Design Autom. Electr. Syst., 14 (2): 32:1-32:21 (2009)AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection., , , и . DAC, стр. 795-800. ACM, (2011)High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths., , , и . DAC, стр. 161:1-161:6. ACM, (2015)ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction., , , и . DAC, стр. 504-509. ACM, (2008)