( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout.

, , , , , , , , и . Sensors, 21 (12): 3949 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Laurent Ntahuga

Laurent Bartholdi

Thomas Laurent

Sarah Laurent

Thomas Laurent

 

Другие публикации лиц с тем же именем

Implementing Snoop-Coherence Protocol for Future SMP Architectures., , и . Euro-Par, том 1685 из Lecture Notes in Computer Science, стр. 745-752. Springer, (1999)Self-timed Ring based True Random Number Generator: Threat model and countermeasures., , , и . IVSW, стр. 31-38. IEEE, (2017)A Digital Event-Based Strategy for ASK demodulation., , и . VLSI-SoC, стр. 244-245. IEEE, (2019)Strategy for higher education in electronic circuits and systems in the perspective of the up-coming digital society., , и . LASCAS, стр. 1-4. IEEE, (2018)Time-to-Digital Converters: A Literature Review and New Perspectives., , и . EBCCSP, стр. 1-8. IEEE, (2019)IIR digital filtering of non-uniformly sampled signals via state representation., и . Signal Process., 90 (10): 2811-2821 (2010)From High-Level Synthesis to Bundled-Data Circuits., , , и . SAMOS, том 12471 из Lecture Notes in Computer Science, стр. 200-212. Springer, (2020)A High-Level Design Flow for Locally Body Biased Asynchronous Circuits., , и . VLSI-SoC, стр. 1-6. IEEE, (2021)Detection of Layout-Level Trojans by Monitoring Substrate with Preexisting Built-in Sensors., , и . ISVLSI, стр. 290-295. IEEE Computer Society, (2017)A New Class of Asynchronous A/D Converters Based on Time Quantization., , , и . ASYNC, стр. 196-205. IEEE Computer Society, (2003)