( en | de | ru )

 

Disambiguation of "Nours, Sébastien Le"

Author of the publication

copydeleteadd this publication to your clipboard
A dynamic computation method for fast and accurate performance evaluation of multi-core architectures.

, , and . DATE, page 1-6. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sébastien Beyou

Sébastien Tixeuil

Sébastien Lallé

Sébastien Carcanague

Sébastien Choplin

 

Other publications of authors with the same name

Hardware Communication Refinement in Digital Signal Processing., , , and . FDL, page 177-185. ECSI, (2006)Transaction level modeling of a FlexRay communication network., , , and . FDL, page 1-4. IEEE, (2009)A dynamic computation method for fast and accurate performance evaluation of multi-core architectures., , and . DATE, page 1-6. European Design and Automation Association, (2014)Performance evaluation of an automotive distributed architecture based on a high speed power line communication protocol using a transaction level modeling approach., , , and . J. Real Time Image Process., 9 (1): 281-295 (2014)Mapping and Frequency Joint Optimization for Energy Efficient Execution of Multiple Applications on Multicore Systems., , , and . DASIP, page 29-34. IEEE, (2019)A Hybrid Performance Prediction Approach for Fully-Connected Artificial Neural Networks on Multi-core Platforms., , , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 250-263. Springer, (2022)A Fast Yet Accurate Message-level Communication Bus Model for Timing Prediction of SDFGs on MPSoC., , , , and . ASP-DAC, page 17-22. ACM, (2021)Granularity Issues in Transaction Level Modelling Digital Signal Processing Applications., , , and . FDL, page 177-184. ECSI, (2007)A generic execution model for efficient performance evaluation of system architectures at transaction level., , and . FDL, page 1-8. IEEE, (2011)Experimental Evaluation of Probabilistic Execution-Time Modeling and Analysis Methods for SDF Applications on MPSoCs., , , , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 241-254. Springer, (2019)