Author of the publication

A proposed methodology to improve UVM-based test generation and coverage closure.

, , and . IDT, page 147-148. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Full-Duplex Transceiver Prototype with In-System Automated Tuning of the RF Self-Interference Cancellation., , , , and . 5GU, page 110-115. ICST, (2014)A Novel Approach for SVA Generation of DDR Memory Protocols Based on TDML., , and . MTV, page 61-66. IEEE Computer Society, (2014)Synthesizable SVA protocol checker generation methodology based on TDML and VCD file formats., , and . HLDVT, page 1-8. IEEE, (2016)Parameterized test patterns methodology for layout design rule checking verification., , , and . ICECS, page 588-591. IEEE, (2015)Current source based standard-cell model for accurate timing analysis of combinational logic cells., , , and . ICECS, page 281-284. IEEE, (2013)A fully integrated charge sharing active decap scheme for power supply noise suppression., , , , , and . SoCC, page 374-379. IEEE, (2015)Configurable low complexity decoder architecture for Quasi-Cyclic LDPC codes., , and . SoftCOM, page 1-5. IEEE, (2013)A novel 10-Bit high-throughput two-stage TDC with reduced power and improved linearity., , and . ICEAC, page 50-54. IEEE, (2013)A proposed methodology to improve UVM-based test generation and coverage closure., , and . IDT, page 147-148. IEEE, (2015)Speeding up SystemC simulation through process splitting., and . DATE, page 111-116. EDA Consortium, San Jose, CA, USA, (2007)