Author of the publication

Instruction cache leakage reduction by changing register operands and using asymmetric sram cells.

, and . ACM Great Lakes Symposium on VLSI, page 383-386. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Task-Based Greedy Scheduling Algorithm for Minimizing Energy of MapReduce Jobs., and . J. Grid Comput., 16 (4): 535-551 (2018)Instruction cache leakage reduction by changing register operands and using asymmetric sram cells., and . ACM Great Lakes Symposium on VLSI, page 383-386. ACM, (2008)A Framework for Object-Oriented Embedded System Development Based on OO-ASIPs., , , and . J. Circuits Syst. Comput., 17 (6): 973-993 (2008)An Ensemble Mobile-Cloud Computing Method for Affordable and Accurate Glucometer Readout., and . CoRR, (2023)Data locality and VM interference aware mitigation of data skew in hadoop leveraging modern portfolio theory., and . SAC, page 175-182. ACM, (2018)Gapprox: using Gallup approach for approximation in Big Data processing., , and . J. Big Data, (2019)Dynamically adaptive register file architecture for energy reduction in embedded processors., , and . Microprocess. Microsystems, 39 (2): 49-63 (2015)SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (12): 1660-1671 (2010)Temperature-Aware Configurable Cache to Reduce Energy in Embedded Systems., , , and . IEICE Trans. Electron., 91-C (4): 418-431 (2008)SAIR: significance-aware approach to improve QoR of big data processing in case of budget constraint., and . J. Supercomput., 75 (9): 5760-5781 (2019)