( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Configuration free SoC interconnect BIST methodology.

, и . ITC, стр. 1033-1038. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Su Zhao

Qi Su

Mingxia Su

Yuhui Su

Su Zhou

 

Другие публикации лиц с тем же именем

A sub-100µW multi-functional cardiac signal processor for mobile healthcare applications., , , , , , , , , и 4 other автор(ы). VLSIC, стр. 156-157. IEEE, (2012)A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus., , , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (2): 306-311 (2009)ECCSyn: a Synthesis Tool for ECC Circuits., и . ISCAS, стр. 1706-1709. IEEE, (1993)A 0.2-0.6 V ring oscillator design using bootstrap technique., , и . A-SSCC, стр. 333-336. IEEE, (2011)Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique., , и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (1): 55-59 (2012)A Near-Threshold 480 MHz 78 µW All-Digital PLL With a Bootstrapped DCO., , , и . IEEE J. Solid State Circuits, 48 (11): 2805-2814 (2013)A low-power analog-to-digital converter with digitalized amplifier for PAM systems., , и . MWSCAS, стр. 109-112. IEEE, (2014)Multilevel full-chip routing with testability and yield enhancement., , , , и . SLIP, стр. 29-36. ACM, (2005)All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses., , , , и . DATE, стр. 527-531. IEEE Computer Society / ACM, (2000)Finite State Machine Synthesis for At-Speed Oscillation Testability., , , , и . Asian Test Symposium, стр. 360-365. IEEE Computer Society, (2005)