( en | de | ru )

 

Disambiguation of "Ansari, Mohammad"

Author of the publication

copydeleteadd this publication to your clipboard
Purge-Rehab: Eager Software Transactional Memory with High Performance Under Contention.

, , and . Int. J. Parallel Program., 44 (6): 1359-1383 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Ahmed Ansari

Mehrangiz Ansâri

Annemarie Ansari

Peter Ansari

Dagmar Ansari

 

Other publications of authors with the same name

Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering, , , , , and . page 4--18. Springer Berlin Heidelberg, Berlin, Heidelberg, (2009)Transaction Reordering to Reduce Aborts in Software Transactional Memory., , , , , and . Trans. High Perform. Embed. Archit. Compil., (2011)Weighted adaptive concurrency control for software transactional memory.. J. Supercomput., 68 (3): 1027-1047 (2014)OCTAN: An On-Chip Training Algorithm for Memristive Neuromorphic Circuits., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (12): 4687-4698 (2019)Lee-TM: A Non-trivial Benchmark Suite for Transactional Memory., , , , , and . ICA3PP, volume 5022 of Lecture Notes in Computer Science, page 196-207. Springer, (2008)Profiling Transactional Memory Applications., , , , , and . PDP, page 11-20. IEEE Computer Society, (2009)Lee-TM: A Non-trivial Benchmark Suite for Transactional Memory, , , , , and . Algorithms and Architectures for Parallel Processing, page 196--207. Springer, (2008)Purge-Rehab: Eager Software Transactional Memory with High Performance Under Contention., , and . Int. J. Parallel Program., 44 (6): 1359-1383 (2016)Robust Adaptation to Available Parallelism in Transactional Memory Applications., , , , , and . Trans. High Perform. Embed. Archit. Compil., (2011)A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies., , , , , and . Integr., (2015)