( en | de | ru )

 

Disambiguation of "Ragheb, Omar"

Author of the publication

copydeleteadd this publication to your clipboard
Profiling-Based Control-Flow Reduction in High-Level Synthesis.

, , and . FPT, page 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Claudia Ragheb

Ragheb Atassi

Hossein Ragheb

Hossein Ragheb

Omar Ahmad-Omar

 

Other publications of authors with the same name

Modeling and Exploration of Elastic CGRAs., , , and . FPL, page 404-410. IEEE, (2022)Profiling-Based Control-Flow Reduction in High-Level Synthesis., , and . FPT, page 1-6. IEEE, (2021)Statically Scheduled vs. Elastic CGRA Architectures: Impact on Mapping Feasibility., , and . IPDPS Workshops, page 468-475. IEEE, (2023)A High-Level Synthesis Case Study on Light Propagation Simulation in Turbid Media., , , , and . FCCM, page 216. IEEE Computer Society, (2018)HLS-based FPGA Acceleration of Light Propagation Simulation in Turbid Media., , , , and . HEART, page 11:1-11:6. ACM, (2018)Elastic Multi-Context CGRAs., , , and . IPDPS Workshops, page 655-662. IEEE, (2022)CGRA-ME: An Open-Source Framework for CGRA Architecture and CAD Research : (Invited Paper)., , , , , , , and . ASAP, page 156-162. IEEE, (2021)Exploration of Compute vs. Interconnect Tradeoffs in CGRAs for HPC., , , , , and . HEART, page 59-68. ACM, (2023)High-Level Synthesis of FPGA Circuits with Multiple Clock Domains., and . FCCM, page 109-116. IEEE Computer Society, (2018)High-Level Synthesis of Transactional Memory., and . ASP-DAC, page 481-486. ACM, (2021)