Author of the publication

Leading Innovation through Design: Proceedings of the DMI 2012 International Research Conference

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . (2012)
DOI: 10.13140/2.1.1834.4647

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Good-Eye: A Combined Computer-Vision and Physiological-Sensor Based Device for Full-Proof Prediction and Detection of Fall of Adults., , , and . IFIPIoT, volume 574 of IFIP Advances in Information and Communication Technology, page 273-288. Springer, (2019)A Dataset for Discourse Structure in Peer Review Discussions., , , , , , , , and . CoRR, (2021)Static energy efficient clustering scheme for heterogeneous wireless sensor networks (S EECS)., , , and . IC3, page 1-6. IEEE Computer Society, (2016)High-Frequency Refinement for Sharper Video Super-Resolution., , , and . WACV, page 3288-3297. IEEE, (2020)Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only)., , and . FPGA, page 266. ACM, (2005)Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups., , , , , , and . DAC, page 18:1-18:6. ACM, (2017)Designing Development: Case Study of an International Education and Outreach Program, and . Synthesis Lectures on Global Engineering Morgan & Claypool Publishers, (2013)PipeRoute: a pipelining-aware router for FPGAs., , and . FPGA, page 68-77. ACM, (2003)Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1147-1160 (2019)PipeRoute: a pipelining-aware router for reconfigurable architectures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (3): 518-532 (2006)