( en | de | ru )

 

Disambiguation of "Reisis, Dionysios I."

Author of the publication

copydeleteadd this publication to your clipboard
High Performance 16K, 64K, 256K complex points VLSI Systolic FFT Architectures.

, , , , and . ICECS, page 146-149. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dionysios Chalkomatas

Dionysios Basdekis

Dionysios Gliatis

Dionysios Logothetis

Dionysios Antonopulos

 

Other publications of authors with the same name

A VLSI architecture for minimizing the transmission power in OFDM transceivers., , , and . ICECS, page 308-311. IEEE, (2003)Parallel Robust Absolute Orientation on FPGA for Vision and Robotics., , , , and . ICECS, page 665-668. IEEE, (2018)A High Performance VLSI FFT Architecture., , , , , and . ICECS, page 810-813. IEEE, (2006)Agora: Agent and market-based resource management for many-core systems., , , and . ICECS, page 400-403. IEEE, (2016)A real-time H.264/AVC VLSI encoder architecture., , , , , , , and . J. Real Time Image Process., 3 (1-2): 43-59 (2008)Neural Network-Based Solar Irradiance Forecast for Edge Computing Devices., , , , , , and . Inf., 14 (11): 617 (2023)An array based system for real time buffer management., and . ICECS, page 160-163. IEEE, (1996)Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space., , , , , , , and . VLSI-SoC, page 1-6. IEEE, (2022)The LDPC Challenge in Software-Based 5G New Radio Physical Layer Processing., , and . MeditCom, page 312-317. IEEE, (2021)Image computations on reconfigurable VLSI arrays., , , and . CVPR, page 925-930. IEEE, (1988)