( en | de | ru )

 

Disambiguation of "Fan, Chaojie"

Author of the publication

copydeleteadd this publication to your clipboard
Digital calibration techniques for interstage gain nonlinearity in pipelined ADCs.

, , , and . ASICON, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chaojie Zhang

Hua Fan

Fan Zhang

Xiaohua Fan

Jianhong Fan

 

Other publications of authors with the same name

Detection of Train Driver Fatigue and Distraction Based on Forehead EEG: A Time-Series Ensemble Learning Method., , , , , and . IEEE Trans. Intell. Transp. Syst., 23 (8): 13559-13569 (2022)Measuring and Computing Cognitive Statuses of Construction Workers Based on Electroencephalogram: A Critical Review., , , , , and . IEEE Trans. Comput. Soc. Syst., 9 (6): 1644-1659 (2022)Digital calibration techniques for interstage gain nonlinearity in pipelined ADCs., , , and . ASICON, page 1-4. IEEE, (2013)EEG-TransMTL: A transformer-based multi-task learning network for thermal comfort evaluation of railway passenger from EEG., , , , , , and . Inf. Sci., (February 2024)Digital nonlinearity calibration for pipelined ADCs using sampling capacitors splitting., , , and . IEICE Electron. Express, 11 (13): 20140442 (2014)A fast low power window-opening logic for high speed SAR ADC., , , , and . IEICE Electron. Express, 11 (14): 20140454 (2014)A 14-bit 100 MS/s SHA-less pipelined ADC with 89 dB SFDR and 74.5 dB SNR., , , and . IEICE Electron. Express, 12 (5): 20150070 (2015)Low jitter clock driver for high-performance pipeline ADC., , and . ASICON, page 1-4. IEEE, (2013)Evolutionary computation-based multitask learning network for railway passenger comfort evaluation from EEG signals., , , , , , , and . Appl. Soft Comput., (March 2023)Nonlinear inter-stage gain calibration for pipelined ADCs employing double dithering modes., , , and . IEICE Electron. Express, 11 (23): 20140995 (2014)