Author of the publication

A design of 10MHz/20MHz bandwidth baseband circuit with high performance of ACRR.

, , , and . ISOCC, page 188-189. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

3.7V high frequency DC-DC synchronous boost converter with smooth loop handover., , , and . ISCIT, page 191-194. IEEE, (2014)A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (6): 1151-1158 (2018)High-Efficiency Stacked Power Amplifier IC With 23% Fractional Bandwidth for Average Power Tracking Application., , , , , , , , , and 1 other author(s). IEEE Access, (2019)A Fully Digital AGC System with 100 MHz Bandwidth and 35 dB Dynamic Range Power Detectors for DVB-S2 Application., and . IEICE Trans. Electron., 92-C (1): 127-134 (2009)A design of ultra-low noise LDO using noise reduction network techniques., , , , , , and . ISOCC, page 198-199. IEEE, (2017)Internal circuit offset auto compensation current sensor for wireless power systems., , , and . ISOCC, page 176-177. IEEE, (2017)A design of ultra low power I2C synchronous slave controller with interface voltage level independency in 180 nm CMOS technology., , , , and . ISOCC, page 262-263. IEEE, (2017)Design of a capacitor-less LDO with high PSRR for RF energy harvesting applications., , , , and . ISOCC, page 202-203. IEEE, (2017)Design of asynchronous SAR ADC for low power mixed signal applications., , , , and . ISOCC, page 222-223. IEEE, (2017)Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 2832-2841 (2018)