Author of the publication

A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (3): 393-399 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Current-mode gigabit optical receivers in submicron CMOS technologies., , , , and . APCCAS, page 1696-1699. IEEE, (2008)A 1Gb/s 4-Channel Optical Transceiver Chipset for Automotive Wired Networks., , , , , and . ICECS, page 1137-1139. IEEE, (2006)A 20-Gb/s Transformer-Based Current-Mode Optical Receiver in 0.13-μm CMOS., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (5): 348-352 (2010)A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (3): 393-399 (2012)A 4Gb/s current-mode optical transceiver in 0.18µm CMOS., , , , , and . ISSCC, page 102-103. IEEE, (2009)A 1Gb/s Optical Transceiver Array Chipset for Automotive Wired Interconnects., , , , , and . ISCAS, page 181-184. IEEE, (2007)Ongoing Evolution of DRAM Scaling via Third Dimension -Vertically Stacked DRAM -., , , , , , , , , and 16 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)An 8.5-Gb/s Fully Integrated CMOS Optoelectronic Receiver Using Slope-Detection Adaptive Equalizer., , , and . IEEE J. Solid State Circuits, 45 (12): 2861-2873 (2010)An 8.5Gb/s CMOS OEIC with on-chip photodiode for short-distance optical communications., , , , and . ISSCC, page 362-363. IEEE, (2010)A 4-channel 12.5Gb/s Common-Gate Transimpedance Amplifier Array for DVI/HDMI Applications., , , , and . ISCAS, page 2192-2195. IEEE, (2007)