Author of the publication

HTD: A light-weight holosymmetrical transition detector based in-situ timing monitoring technique for wide-voltage-range in 40nm CMOS.

, , , and . A-SSCC, page 209-212. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HTD: A light-weight holosymmetrical transition detector based in-situ timing monitoring technique for wide-voltage-range in 40nm CMOS., , , and . A-SSCC, page 209-212. IEEE, (2017)An energy-efficiency Optimized LEACH-C for wireless sensor networks., , and . CHINACOM, page 487-492. IEEE, (2012)29.8 115nA@3V ULPMark-CP Score 1205 SCVR-Less Dynamic Voltage-Stacking Scheme for IoT MCU., , , , , , and . ISSCC, page 100-102. IEEE, (2021)Proposal of Analog In-Memory Computing with Magnified Tunnel Magnetoresistance Ratio and Universal STT-MRAM Cell., , , , , , and . CoRR, (2021)Design and Implementation of a Reconfigurable Cryptographic Coprocessor with Multiple Side-Channel Attacks Countermeasures., , and . Journal of Circuits, Systems, and Computers, 27 (11): 1850180:1-1850180:20 (2018)A GPS Bit Synchronization Method Based on Frequency Compensation., , , and . IEICE Trans. Commun., 98-B (4): 746-753 (2015)An embedded implementation of CNN-based hand detection and orientation estimation algorithm., , , , , , and . Mach. Vis. Appl., 30 (6): 1071-1082 (2019)34.3 A 22nm 64kb Lightning-Like Hybrid Computing-in-Memory Macro with a Compressed Adder Tree and Analog-Storage Quantizers for Transformer and CNNs., , , , , , , , , and 13 other author(s). ISSCC, page 570-572. IEEE, (2024)Proposal of Analog In-Memory Computing With Magnified Tunnel Magnetoresistance Ratio and Universal STT-MRAM Cell., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1519-1531 (2022)A Novel High-speed FPGA-based True Random Number Generator Based on Chaotic Ring Oscillator., , and . ASICON, page 1-4. IEEE, (2019)