Author of the publication

LAYGEN II: automatic analog ICs layout generator based on a template approach.

, , and . GECCO, page 1127-1134. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Extraction and application of wiring symmetry rules to route analog multiport terminals., , , and . ISCAS, page 1945-1948. IEEE, (2015)LC-VCO automatic synthesis using multi-objective evolutionary techniques., , , , , and . ISCAS, page 293-296. IEEE, (2014)Manipulative Tasks Identification by Learning and Generalizing Hand Motions., , , and . DoCEIS, volume 349 of IFIP Advances in Information and Communication Technology, page 173-180. Springer, (2011)Refining Side Information for Improved Transform Domain Wyner-Ziv Video Coding., , , and . IEEE Trans. Circuits Syst. Video Techn., 19 (9): 1327-1341 (2009)Stochastic-based placement template generator for analog IC layout-aware synthesis., , , and . Integr., (2017)Enhancing a Layout-Aware Synthesis Methodology for Analog ICs by Embedding Statistical Knowledge into the Evolutionary Optimization Kernel., , , and . DoCEIS, volume 394 of IFIP Advances in Information and Communication Technology, page 531-538. Springer, (2013)Sub-μW Tow-Thomas based biquad filter with improved gain for biomedical applications., , , , , , and . Microelectron. J., (2020)On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies., , , and . SMACD, page 1-4. IEEE, (2016)Ready-to-Fabricate RF Circuit Synthesis Using a Layout- and Variability-Aware Optimization-Based Methodology., , , , , , , , and . IEEE Access, (2020)Two-Step RF IC Block Synthesis With Preoptimized Inductors and Full Layout Generation In-the-Loop., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 989-1002 (2019)