Author of the publication

Postlayout optimization for synthesis of Domino circuits.

, , , and . ACM Trans. Design Autom. Electr. Syst., 11 (4): 797-821 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Clock Tree Construction based on Arrival Time Constraints., and . ISPD, page 67-74. ACM, (2017)An adaptive window-based susceptance extraction and its efficient implementation., , , and . DAC, page 728-731. ACM, (2003)Cross link insertion for improving tolerance to variations in clock network synthesis., and . ISPD, page 29-36. ACM, (2011)Case study for placement solutions in ispd11 and dac12 routability-driven placement contests., , and . ISPD, page 114-119. ACM, (2013)MIP-based detailed placer for mixed-size circuits., and . ISPD, page 11-18. ACM, (2014)UST/DME: a clock tree router for general skew constraints., and . ACM Trans. Design Autom. Electr. Syst., 7 (3): 359-379 (2002)Passivity Enforcement for Descriptor Systems Via Matrix Pencil Perturbation., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (4): 532-545 (2012)A Scalable, Memory-Efficient Algorithm for Minimum Cycle Mean Calculation in Directed Graphs., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1943-1956 (2022)Floorplan management: incremental placement for gate sizing and buffer insertion., , and . ASP-DAC, page 349-354. ACM Press, (2005)Compact and stable modeling of partial inductance and reluctance matrices., , , and . ASP-DAC, page 507-510. ACM Press, (2005)