( en | de | ru )

 

Disambiguation of "Lapôtre, Vianney"

Author of the publication

copydeleteadd this publication to your clipboard
Processor Extensions for Hardware Instruction Replay against Fault Injection Attacks.

, , , and . DDECS, page 26-31. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vianney Bizimana

Vianney Jouhet

 

Other publications of authors with the same name

On The Effect of Replacement Policies on The Security of Randomized Cache Architectures., , , , , , and . CoRR, (2023)Toward Secured IoT Devices: A Shuffled 8-Bit AES Hardware Implementation., , , and . ISCAS, page 1-4. IEEE, (2020)Automated exploration of homomorphic encryption scheme input parameters., , and . J. Inf. Secur. Appl., (2020)A novel lightweight hardware-assisted static instrumentation approach for ARM SoC using debug components., , , , , , and . CoRR, (2018)A small and adaptive coprocessor for information flow tracking in ARM SoCs., , , , , , and . CoRR, (2018)Processor Extensions for Hardware Instruction Replay against Fault Injection Attacks., , , and . DDECS, page 26-31. IEEE, (2022)PAnTHErS: A Prototyping and Analysis Tool for Homomorphic Encryption Schemes., , and . SECRYPT, page 359-366. SciTePress, (2017)A novel lightweight hardware-assisted static instrumentation approach for ARM SoC using debug components., , , , , , and . AsianHOST, page 92-97. IEEE, (2018)The Kingsguard OS-level mitigation against cache side-channel attacks using runtime detection., , , , and . Ann. des Télécommunications, 77 (11-12): 731-747 (2022)NIGHTs-WATCH: a cache-based side-channel intrusion detector using hardware performance counters., , , , , and . HASP@ISCA, page 1:1-1:8. ACM, (2018)