( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Sequential Test Generation Based on Preferred Primary Input Cubes.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (2): 351-355 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Другие публикации лиц с тем же именем

On multiple bridging faults., и . VTS, стр. 221-226. IEEE Computer Society, (2010)On Close-to-Functional Test Sequences.. ITC, стр. 1-8. IEEE, (2018)Interconnect-aware tests to complement gate-exhaustive tests., и . ETS, стр. 1-6. IEEE, (2018)A distance-based test cube merging procedure for compatible and incompatible test cubes.. ETS, стр. 1-2. IEEE, (2014)On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes.. DATE, стр. 1083-1088. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Reducing the storage requirements of a test sequence by using a background vector., и . DATE, стр. 1237-1242. IEEE Computer Society, (2010)Storage-Based Logic Built-in Self-Test With Multicycle Tests.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3553-3557 (2022)Vector-restoration-based static compaction using random initial omission., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (11): 1587-1592 (2004)Multicycle Tests With Fault Detection Test Data for Improved Logic Diagnosis.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1587-1591 (2022)Pass/Fail Data for Logic Diagnosis Under Bounded Transparent Scan.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 4862-4872 (2022)