( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Highly Robust Double Node Upset Tolerant latch.

, и . DFT, стр. 15-20. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Spyros Rammos

Spyros Kritsikis

Spyros Krivas

Spyros Thiveos

Spyros Vassilas

 

Другие публикации лиц с тем же именем

A novel coarse-grain reconfigurable data-path for accelerating DSP kernels., , , , и . FPGA, стр. 252. ACM, (2004)Efficient computation of the sensitization probability of a critical path considering process variations and path correlation., и . ISCAS, стр. 1-4. IEEE, (2017)Aging-aware critical paths for process related validation in the presence of NBTI., и . ISQED, стр. 445-448. IEEE, (2017)Circuit partitioning into small sets: a tool to support testing with further applications., , и . EURO-DAC, стр. 518-522. EEE Computer Society, (1991)Cost-effective LFSR synthesis for optimal pseudoexhaustive BIST test sets., и . IEEE Trans. Very Large Scale Integr. Syst., 1 (4): 526-536 (1993)Enhanced Secure Architecture for Joint Action Test Group Systems., и . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1342-1345 (2013)Delay Analysis for Current Mode Threshold Logic Gate Designs., , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 1063-1071 (2017)River routing and density minimization for channels with interchangeable terminals., и . Integr., 15 (2): 151-178 (1993)Low-power multi-core ATPG to target concurrency., и . Integr., 41 (4): 459-473 (2008)A unified framework for generating all propagation functions for logic errors and events., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (6): 980-986 (2004)