( en | de | ru )

 

Disambiguation of "Catania, Vincenzo"

Author of the publication

copydeleteadd this publication to your clipboard
Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 426-440 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vincenzo Mancuso

Vincenzo Casulli

Vincenzo Ferrazzano

Vincenzo Mercurio

Vincenzo Gulisano

 

Other publications of authors with the same name

A VLSI Parallel Architecture for Fuzzy Expert Systems., and . IJPRAI, 9 (2): 421-447 (1995)Bandwidth-aware routing algorithms for networks-on-chip platforms., , and . IET Comput. Digit. Tech., 3 (5): 413-429 (2009)User-Generated Services Composition in Smart Multi-User Environments., , , , and . J. Sens. Actuator Networks, 6 (3): 20 (2017)Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices., , , , , and . IoTSMS, page 227-234. IEEE, (2019)A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (4): 635-645 (2005)Data Encoding Schemes in Networks on Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (5): 774-786 (2011)Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 426-440 (2010)Cloud-Based Energy Efficient Scheme for Sigfox Monarch as Asset Tracking Service., , , and . COINS, page 1-6. IEEE, (2020)Application Specific Routing Algorithms for Networks on Chip., , , and . IEEE Trans. Parallel Distributed Syst., 20 (3): 316-330 (2009)An Instruction-Level Power Analysis Model with Data Dependency., , , and . VLSI Design, 12 (2): 245-273 (2001)