Author of the publication

Architecture Support for Task Out-of-Order Execution in MPSoCs.

, , , , , , and . IEEE Trans. Computers, 64 (5): 1296-1310 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CaaS: Core as a service realizing hardware sercices on reconfigurable MPSoCS., , , , and . FPL, page 495-498. IEEE, (2012)A Flexible High Speed Star Network Based on Peer to Peer Links on FPGA., , , , and . ISPA, page 107-112. IEEE Computer Society, (2011)Architecture Support for Task Out-of-Order Execution in MPSoCs., , , , , , and . IEEE Trans. Computers, 64 (5): 1296-1310 (2015)FPM: A Flexible Programming Model for MPSoC on FPGA., , , , , and . IPDPS Workshops, page 477-484. IEEE Computer Society, (2012)Detecting Associations in Large Dataset on MapReduce., , , , and . TrustCom/ISPA/IUCC, page 1788-1794. IEEE Computer Society, (2013)Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine., , , , and . IEEE Trans. Parallel Distributed Syst., 27 (8): 2303-2315 (2016)MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs., , , , and . ACM Trans. Archit. Code Optim., 10 (2): 9:1-9:26 (2013)Analyzing Parallelization and Program Performance in Heterogeneous MPSoCs., , , , , and . MASCOTS, page 489-491. IEEE Computer Society, (2012)FPGA implementation of a scheduler supporting parallel dataflow execution., , , and . ISCAS, page 1216-1219. IEEE, (2013)Impacts of Memory Address Mapping Scheme on Reducing DRAM Self-Refresh Power for Mobile Computing Devices., , , , , and . IEEE Access, (2018)