Author of the publication

Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (12): 2107-2119 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Signature-Based SER Analysis and Design of Logic Circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (1): 74-86 (2009)BulletProof: a defect-tolerant CMP switch architecture., , , , , , , and . HPCA, page 5-16. IEEE Computer Society, (2006)Small Sample Learning of Superpixel Classifiers for EM Segmentation- Extended Version., , and . CoRR, (2014)Architecting a reliable CMP switch architecture., , , , , , , and . ACM Trans. Archit. Code Optim., 4 (1): 2 (2007)Node Mergers in the Presence of Don't Cares., , , and . ASP-DAC, page 414-419. IEEE Computer Society, (2007)Random Stimulus Generation using Entropy and XOR Constraints., , and . DATE, page 664-669. ACM, (2008)Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (12): 2107-2119 (2008)STACCATO: disjoint support decompositions from BDDs through symbolic kernels., and . ASP-DAC, page 276-279. ACM Press, (2005)CONFIRMS: A Toolkit for Scalable, Black Box Connectome Assessment and Investigation., , , , , , , and . EMBC, page 2444-2450. IEEE, (2021)Identifying Synapses Using Deep and Wide Multiscale Recursive Networks., and . CoRR, (2014)