Author of the publication

Single-Cycle-PLL Detection for Real-Time FM-AFM Applications.

, , , , , and . IEEE Trans. Biomed. Circuits Syst., 8 (2): 206-215 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC., , , , , , and . IEEE J. Solid State Circuits, 44 (10): 2755-2765 (2009)A Signal Acquisition Setup for Ultrashort Echo Time Imaging Operating in Parallel on Unmodified Clinical MRI Scanners Achieving an Acquisition Delay of 3µs., , , , , , , , and . IEEE Trans. Medical Imaging, 39 (1): 218-225 (2020)A high resolution transimpedance amplifier for use in a 10-bit 200 MS/s current mode SAR ADC., , and . MWSCAS, page 1057-1060. IEEE, (2014)A square root unscented Kalman filter for estimating DAC and loopfilter nonidealities in continuous-time sigma-delta modulators., , , , and . ISCAS, page 1159-1162. IEEE, (2014)Nonlinear Energy-Efficient Noise-Aware Design of CMOS LC Tank Oscillators., , and . ISCAS, page 1-5. IEEE, (2018)An EM Simulation-Based Design Flow for Custom-Built MR Coils Incorporating Signal and Noise., , , , , , and . IEEE Trans. Med. Imaging, 37 (2): 527-535 (2018)A 10-bit reference free current mode SAR ADC with 58.4 dB SFDR at 50 MS/s in 90 nm CMOS., , and . NORCAS, page 1-4. IEEE, (2015)A BW-tracking semi-digital PLL with near-optimal VCO phase noise shaping in low-cost 0.4 µm CMOS achieving 700 fs rms phase jitter., , , , and . NORCAS, page 1-4. IEEE, (2015)Design of a current steering DAC for a high speed current mode SAR ADC., , , and . ICECS, page 441-444. IEEE, (2013)Design of a high linearity Gm stage for a high speed current mode SAR ADC., , , , and . ICECS, page 136-139. IEEE, (2014)