( en | de | ru )

 

Disambiguation of "Leblebici, Yusuf"

Author of the publication

copydeleteadd this publication to your clipboard
A Low-Power 9-Bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS.

, , and . ISCAS, page 1-5. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yusuf

Erhan Leblebici

Nigem Yusuf

Faisal Yusuf

Sherif Yusuf

 

Other publications of authors with the same name

VLSI Realization of a Two-Dimensional Hamming Distance Comparator ANN for Image Processing Applications., , and . ESANN, page 445-450. (2003)Design and realization of a fault-tolerant 90nm CMOS cryptographic engine capable of performing under massive defect density., , , , and . ACM Great Lakes Symposium on VLSI, page 204-207. ACM, (2007)Interconnected network of cameras., , , , and . Sensors, Cameras, and Systems for Industrial and Scientific Applications, volume 8659 of SPIE Proceedings, page 86590P. SPIE, (2013)Design trade-offs in ultra-low-power CMOS and STSCL digital systems., and . ECCTD, page 544-547. IEEE, (2011)ILLIADS: a fast timing and reliability simulator for digital MOS circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (9): 1387-1402 (1993)Multiterminal Memristive Nanowire Devices for Logic and Memory Applications: A Review., , and . Proc. IEEE, 100 (6): 2008-2020 (2012)Modeling and simulation of hot-carrier induced device and circuit degradation for VLSI reliability. University of Illinois Urbana-Champaign, USA, (1991)Full swing 20 GHz frequency divider with 1 V supply voltage in FD-SOI 28 nm technology., , , and . NORCAS, page 1-4. IEEE, (2015)A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories., , , and . ASP-DAC, page 835-840. IEEE, (2009)Copper TSV-based die-level via-last 3D integration process with parylene-C adhesive bonding technique., , and . 3DIC, page 1-5. IEEE, (2016)