( en | de | ru )

 

Disambiguation of "Auvergne, Daniel"

Author of the publication

copydeleteadd this publication to your clipboard
Transistor Level Synthesis Dedicated to Fast I.P. Prototyping.

, , , , , and . PATMOS, volume 2451 of Lecture Notes in Computer Science, page 156-166. Springer, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel

Daniel

Daniel Dirkmann

In-vitro-Untersuchungen zum Effekt von Hypothermie und Azidose auf Variablen thrombelastometrischer Messungen der Blutgerinnung. Uni Duisburg-Essen, (2009)

Daniel Stanze

Systematische Analyse von Rezeptoren und Effektormechanismen der pulmonalen angeborenen Immunität. Uni Marburg, (2009)

Daniel Wied

Zivilprozessuale Qualifikationsprobleme im Spannungsfeld von Vertrag und Delikt: ein Beitrag zur Auslegung nationalen Zivilprozessrechts in europäischer Perspektive. Uni Regensburg, (2009)
 

Other publications of authors with the same name

Delay bound determination for timing closure satisfaction., , and . ISCAS (5), page 375-378. IEEE, (2001)Explicit evaluation of short circuit power dissipation for CMOS logic structures., , and . ISLPD, page 129-134. ACM, (1995)Temperature Dependence in Low Power CMOS UDSM Process., , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 110-118. Springer, (2004)Post-layout timing simulation of CMOS circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (8): 1170-1177 (1993)Second Generation Delay Model for Submicron CMOS Process., , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 159-167. Springer, (2000)Internal Power Dissipation Modeling and Minimization for Submicronic CMOS Design., , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 129-138. Springer, (2000)P.SIZE: a sizing aid for optimized designs., , and . EURO-DAC, page 160-165. IEEE Computer Society Press, (1992)Delay bound based CMOS gate sizing technique., , , , and . ISCAS (5), page 189-192. IEEE, (2004)Delay modelling improvement for low voltage applications., , and . EURO-DAC, page 216-221. IEEE Computer Society, (1995)RF Interface Design Using Mixed-Mode Methodology., , , and . VLSI, volume 162 of IFIP Conference Proceedings, page 326-333. Kluwer, (1999)