( en | de | ru )

 

Disambiguation of "Chawla, Nitin"

Author of the publication

copydeleteadd this publication to your clipboard
The Orlando Project: A 28 nm FD-SOI Low Memory Embedded Neural Network ASIC.

, , , , , , , , , , , and . ACIVS, volume 10016 of Lecture Notes in Computer Science, page 217-227. (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sirin Nitinawarat

Nitin Nangare

Nitin Suresh

Nitin Kaskhedikar

Nitin Jain

 

Other publications of authors with the same name

14.1 A 2.9TOPS/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems., , , , , , , , , and 1 other author(s). ISSCC, page 238-239. IEEE, (2017)A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices., , , , and . ISSCC, page 310-311. IEEE, (2008)A 40-310TOPS/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled NN Accelerator in FD-SOI 18nm for Deep-Learning Edge Applications., , , , , , , , , and 3 other author(s). ISSCC, page 260-261. IEEE, (2023)Roadmap to Neuromorphic Computing with Emerging Technologies., , , , , , , , , and 42 other author(s). CoRR, (2024)Artificial Intelligence: Why moving it to the Edge?, , , , and . ESSCIRC, page 1-6. IEEE, (2021)A 1GHz digital channel multiplexer for satellite OutDoor Unit based on a 65nm CMOS transceiver., , , , , , and . ISSCC, page 258-259. IEEE, (2009)The Orlando Project: A 28 nm FD-SOI Low Memory Embedded Neural Network ASIC., , , , , , , , , and 2 other author(s). ACIVS, volume 10016 of Lecture Notes in Computer Science, page 217-227. (2016)