( en | de | ru )

 

Disambiguation of "Ubar, Raimund"

Author of the publication

copydeleteadd this publication to your clipboard
Hierarchical Timing-Critical Paths Analysis in Sequential Circuits.

, , , , , and . PATMOS, page 1-6. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raimund Messner

Raimund Berger

Raimund Westphal

Raimund Petz

Raimund Mauer

 

Other publications of authors with the same name

On automatic software-based self-test program generation based on high-level decision diagrams., , and . LATS, page 177. IEEE, (2016)Evolutionary Approach to Test Generation for Functional BIST, , , , and . CoRR, (2010)Automated design error debug using high-level decision diagrams and mutation operators., , , , , and . Microprocess. Microsystems, 37 (4-5): 505-513 (2013)PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams., , , and . J. Electron. Test., 25 (6): 289-300 (2009)Test Generation for Digital Systems Based on Alternative Graphs.. EDCC, volume 852 of Lecture Notes in Computer Science, page 151-164. Springer, (1994)Laboratory framework TEAM for investigating the dependability issues of microprocessor systems., , , and . EWME, page 80-83. IEEE, (2014)Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells., , and . DDECS, page 21-26. IEEE, (2018)Parallel Pseudo-Exhaustive Testing of Array Multipliers with Data-Controlled Segmentation., , and . ISCAS, page 1-5. IEEE, (2018)Representing Gate-Level SET Faults by Multiple SEU Faults at RTL., , , and . CoRR, (2021)Automated Design Error Localization in RTL Designs., , , , , , , , and . IEEE Des. Test, 31 (1): 83-92 (2014)