( en | de | ru )

 

Disambiguation of "Marcon, César A. M."

Author of the publication

copydeleteadd this publication to your clipboard
Real-time simplified edge detector architecture for 3D-HEVC depth maps coding.

, , , , , and . ICECS, page 352-355. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cesar A Hidalgo

César Rose

César Miñambres

César Collazo

César Moura

 

Other publications of authors with the same name

Performance analysis of VVC intra coding., , , and . J. Vis. Commun. Image Represent., (2021)Fast block partitioning scheme for chrominance intra prediction of versatile video coding standard., , , and . J. Electronic Imaging, (2021)Blockchain Applied In Decentralization of Ground Stations To Educational Nanosatellites., , and . LATS, page 1-5. IEEE, (2023)Tiny NoC: A 3D Mesh Topology with Router Channel Optimization for Area and Latency Minimization., , , , , , and . VLSID, page 228-233. IEEE Computer Society, (2014)Least-Squares Approximation Surfaces for High Quality Intra-Frame Prediction in Future Video Standards., , , , and . ICECS, page 205-208. IEEE, (2018)Exploiting Modbus Protocol in Wired and Wireless Multilevel Communication Architecture., , , , and . SBESC, page 13-18. IEEE Computer Society, (2012)Evaluation of Algorithms for Low Energy Mapping onto NoCs., , , and . ISCAS, page 389-392. IEEE, (2007)Complexity reduction by modes reduction in RD-list for intra-frame prediction in 3D-HEVC depth maps., , and . ISCAS, page 1-4. IEEE, (2017)Optimizing RISC-V ISA Usage by Sharing Coprocessors on MPSoC., , , , , , and . LATS, page 1-5. IEEE, (2020)Evaluation of multiple bit upset tolerant codes for NoCs buffering., , , , , , and . LASCAS, page 1-4. IEEE, (2017)